1234 search results - page 110 / 247 » A Scheduling and Pipelining Algorithm for Hardware Software ... |
ECRTS
2006
IEEE
14 years 2 months ago
2006
IEEE
Cache memories have been extensively used to bridge the gap between high speed processors and relatively slower main memories. However, they are sources of predictability problems...
ISLPED
2004
ACM
14 years 1 months ago
2004
ACM
Traditionally, dynamic voltage scaling (DVS) techniques have focused on minimizing the processorenergy consumption as opposed to the entire system energy consumption. The slowdown...
CASES
2003
ACM
14 years 1 months ago
2003
ACM
The development of energy-conscious embedded and/or mobile systems exposes a trade-off between energy consumption and system performance. Recent microprocessors have incorporated ...
DATE
2009
IEEE
14 years 2 months ago
2009
IEEE
—This paper presents a new two-levels page-based memory bus protection scheme. A trusted Operating System drives a hardware cryptographic unit and manages security contexts for e...
SIGMETRICS
1998
ACM
14 years 5 days ago
1998
ACM
This paper reports on a set of experiments that measure the amount of CPU processing needed to decode MPEGcompressed video in software. These experiments were designed to discover...