Sciweavers

819 search results - page 143 / 164
» A Technique for Combined Virtual Prototyping and Hardware De...
Sort
View
SASP
2008
IEEE
77views Hardware» more  SASP 2008»
14 years 2 months ago
Resource Sharing in Custom Instruction Set Extensions
Abstract—Customised processor performance generally increases as additional custom instructions are added. However, performance is not the only metric that modern systems must ta...
Marcela Zuluaga, Nigel P. Topham
CEEMAS
2007
Springer
14 years 2 months ago
Collaborative Attack Detection in High-Speed Networks
We present a multi-agent system designed to detect malicious traffic in high-speed networks. In order to match the performance requirements related to the traffic volume, the net...
Martin Rehák, Michal Pechoucek, Pavel Celed...
MICRO
2005
IEEE
125views Hardware» more  MICRO 2005»
14 years 1 months ago
Improving Region Selection in Dynamic Optimization Systems
The performance of a dynamic optimization system depends heavily on the code it selects to optimize. Many current systems follow the design of HP Dynamo and select a single interp...
David Hiniker, Kim M. Hazelwood, Michael D. Smith
ISLPED
2005
ACM
136views Hardware» more  ISLPED 2005»
14 years 1 months ago
Energy efficient SEU-tolerance in DVS-enabled real-time systems through information redundancy
Concerns about the reliability of real-time embedded systems that employ dynamic voltage scaling has recently been highlighted [1,2,3], focusing on transient-fault-tolerance techn...
Alireza Ejlali, Marcus T. Schmitz, Bashir M. Al-Ha...
ITC
2000
IEEE
101views Hardware» more  ITC 2000»
14 years 6 days ago
Reducing test data volume using external/LBIST hybrid test patterns
A common approachfor large industrial designs is to use logic built-in self-test (LBIST)followed by test data from an external tester. Because the fault coverage with LBIST alone ...
Debaleena Das, Nur A. Touba