819 search results - page 144 / 164 » A Technique for Combined Virtual Prototyping and Hardware De... |
VTS
1998
IEEE
14 years 1 days ago
1998
IEEE
An experimental test chip was designed and manufactured to evaluate different test techniques. Based on the results presented in the wafer probe, 309 out of 5491 dies that passed ...
ASAP
2004
IEEE
13 years 11 months ago
2004
IEEE
Distributed local memories, or scratchpads, have been shown to effectively reduce cost and power consumption of application-specific accelerators while maintaining performance. Th...
CARDIS
2006
Springer
13 years 11 months ago
2006
Springer
Most present symmetric encryption algorithms result from a tradeoff between implementation cost and resulting performances. In addition, they generally aim to be implemented effici...
DATE
2004
IEEE
13 years 11 months ago
2004
IEEE
When an application or external environmental conditions cause a chip's cooling capacity to be exceeded, dynamic thermal management (DTM) dynamically reduces the power densit...
TSP
2010
13 years 2 months ago
2010
Abstract--This paper considers the problem of scalable distributed coding of correlated sources that are communicated to a central unit, a setting typically encountered in sensor n...