Sciweavers

819 search results - page 90 / 164
» A Technique for Combined Virtual Prototyping and Hardware De...
Sort
View
VEE
2012
ACM
238views Virtualization» more  VEE 2012»
12 years 3 months ago
Swift: a register-based JIT compiler for embedded JVMs
Code quality and compilation speed are two challenges to JIT compilers, while selective compilation is commonly used to tradeoff these two issues. Meanwhile, with more and more Ja...
Yuan Zhang, Min Yang, Bo Zhou, Zhemin Yang, Weihua...
ISSS
1998
IEEE
129views Hardware» more  ISSS 1998»
14 years 6 days ago
Application-Specific Heterogeneous Multiprocessor Synthesis Using Differential-Evolution
This paper presents an application-specific, heterogeneous multiprocessor synthesis system, named HeMPS, that combines a form of Evolutionary Computation known as Differential Evo...
Allan Rae, Sri Parameswaran
ASPDAC
2007
ACM
152views Hardware» more  ASPDAC 2007»
13 years 12 months ago
A Graph Reduction Approach to Symbolic Circuit Analysis
A new graph reduction approach to symbolic circuit analysis is developed in this paper. A Binary Decision Diagram (BDD) mechanism is formulated, together with a specially designed ...
Guoyong Shi, Weiwei Chen, C.-J. Richard Shi
CARDIS
1998
Springer
89views Hardware» more  CARDIS 1998»
14 years 6 days ago
Implementation of a Provably Secure, Smartcard-Based Key Distribution Protocol
We describe the implementation of the Shoup-Rubin key distribution protocol. This protocol stores long-term keys on a smartcard and uses the cryptographic capability of the card t...
Rob Jerdonek, Peter Honeyman, Kevin Coffman, Jim R...
ISLPED
2005
ACM
98views Hardware» more  ISLPED 2005»
14 years 1 months ago
Synonymous address compaction for energy reduction in data TLB
Modern processors can issue and execute multiple instructions per cycle, often performing multiple memory operations simultaneously. To reduce stalls due to resource conflicts, m...
Chinnakrishnan S. Ballapuram, Hsien-Hsin S. Lee, M...