Sciweavers

479 search results - page 75 / 96
» A clustering technique to optimize hardware software synchro...
Sort
View
CODES
2007
IEEE
14 years 2 months ago
Compile-time decided instruction cache locking using worst-case execution paths
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
Heiko Falk, Sascha Plazar, Henrik Theiling
SSD
2007
Springer
133views Database» more  SSD 2007»
14 years 1 months ago
Compression of Digital Road Networks
Abstract. In the consumer market, there has been an increasing interest in portable navigation systems in the last few years. These systems usually work on digital map databases st...
Jonghyun Suh, Sungwon Jung, Martin Pfeifle, Khoa T...
IJVR
2006
166views more  IJVR 2006»
13 years 7 months ago
Multi-screen Tiled Displayed, Parallel Rendering System for a Large Terrain Dataset
Real time terrain rendering plays a very important role in many fields, such of GIS, virtual reality, and military simulations. With the rapid development of PC-level hardware, rec...
Ping Yin, Xiaohong Jiang, Jiaoying Shi, Ran Zhou
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
14 years 1 months ago
Automatic ADL-based operand isolation for embedded processors
Cutting-edge applications of future embedded systems demand highest processor performance with low power consumption to get acceptable battery-life times. Therefore, low power opt...
Anupam Chattopadhyay, B. Geukes, David Kammler, Er...
VEE
2005
ACM
119views Virtualization» more  VEE 2005»
14 years 1 months ago
A programmable microkernel for real-time systems
We present a new software system architecture for the implementation of hard real-time applications. The core of the system is a microkernel whose reactivity (interrupt handling a...
Christoph M. Kirsch, Marco A. A. Sanvido, Thomas A...