Sciweavers

968 search results - page 59 / 194
» A faster implementation of APlace
Sort
View
CCECE
2006
IEEE
15 years 10 months ago
Hardware Edge Detection using an Altera Stratix NIOS2 Development Kit
— Edge detection is a computer vision algorithm that is very processor intensive. It is possible to increase the speed of the algorithm by using hardware parallelism. This paper ...
Jay Kraut
FCCM
2006
IEEE
106views VLSI» more  FCCM 2006»
15 years 10 months ago
Scalable Hardware Architecture for Real-Time Dynamic Programming Applications
Abstract— This paper introduces a novel architecture for performing the core computations required by dynamic programming (DP) techniques. The latter pertain to a vast range of a...
Brad Matthews, Itamar Elhanany
CODES
2005
IEEE
15 years 9 months ago
Novel architecture for loop acceleration: a case study
In this paper, we show a novel approach to accelerate loops by tightly coupling a coprocessor to an ASIP. Latency hiding is used to exploit the parallelism available in this archi...
Seng Lin Shee, Sri Parameswaran, Newton Cheung
PCI
2005
Springer
15 years 9 months ago
Gossip-Based Greedy Gaussian Mixture Learning
Abstract. It has been recently demonstrated that the classical EM algorithm for learning Gaussian mixture models can be successfully implemented in a decentralized manner by resort...
Nikos A. Vlassis, Yiannis Sfakianakis, Wojtek Kowa...
WABI
2005
Springer
120views Bioinformatics» more  WABI 2005»
15 years 9 months ago
A Compressed Format for Collections of Phylogenetic Trees and Improved Consensus Performance
Phylogenetic tree searching algorithms often produce thousands of trees which biologists save in Newick format in order to perform further analysis. Unfortunately, Newick is neithe...
Robert S. Boyer, Warren A. Hunt Jr., Serita M. Nel...