Sciweavers

1013 search results - page 52 / 203
» A hardware implementation of realloc function
Sort
View
ICCAD
1999
IEEE
119views Hardware» more  ICCAD 1999»
14 years 5 days ago
Factoring logic functions using graph partitioning
Algorithmic logic synthesis is usually carried out in two stages, the independent stage where logic minimization is performed on the Boolean equations with no regard to physical p...
Martin Charles Golumbic, Aviad Mintz
ICCAD
2007
IEEE
139views Hardware» more  ICCAD 2007»
14 years 2 months ago
Using functional independence conditions to optimize the performance of latency-insensitive systems
—In latency-insensitive design shell modules are used to encapsulate system components (pearls) in order to interface them with the given latency-insensitive protocol and dynamic...
Cheng-Hong Li, Luca P. Carloni
ICCAD
2008
IEEE
127views Hardware» more  ICCAD 2008»
14 years 4 months ago
Verification of arithmetic datapaths using polynomial function models and congruence solving
Abstract— This paper addresses the problem of solving finite word-length (bit-vector) arithmetic with applications to equivalence verification of arithmetic datapaths. Arithmet...
Neal Tew, Priyank Kalla, Namrata Shekhar, Sivaram ...
TEI
2010
ACM
268views Hardware» more  TEI 2010»
14 years 2 months ago
DisplayObjects: prototyping functional physical interfaces on 3d styrofoam, paper or cardboard models
This paper introduces DisplayObjects, a rapid prototyping workbench that allows functional interfaces to be projected onto real 3D physical prototypes. DisplayObjects uses a Vicon...
Eric Akaoka, Tim Ginn, Roel Vertegaal
PACS
2000
Springer
118views Hardware» more  PACS 2000»
13 years 11 months ago
Ramp Up/Down Functional Unit to Reduce Step Power
Because the inductive noise Ldi/dt is induced by the power change and can have disastrous impact on the timing and reliability of the system, high-performance CPU designs are more ...
Zhenyu Tang, Norman Chang, Shen Lin, Weize Xie, O....