Sciweavers

74 search results - page 9 / 15
» A low power approach to system level pipelined interconnect ...
Sort
View
RECOSOC
2007
118views Hardware» more  RECOSOC 2007»
13 years 9 months ago
A NoC-based Infrastructure to Enable Dynamic Self Reconfigurable Systems
Electronic equipments with higher performance, lower power consumption, and smaller size motivate the research for more efficient design methods. Platform-based design is a method...
Leandro Möller, Ismael Grehs, Ewerson Carvalh...
IPPS
1998
IEEE
13 years 12 months ago
HIPIQS: A High-Performance Switch Architecture Using Input Queuing
Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few swit...
Rajeev Sivaram, Craig B. Stunkel, Dhabaleswar K. P...
DAC
2005
ACM
14 years 8 months ago
Incremental exploration of the combined physical and behavioral design space
Achieving design closure is one of the biggest headaches for modern VLSI designers. This problem is exacerbated by high-level design automation tools that ignore increasingly impo...
Zhenyu (Peter) Gu, Jia Wang, Robert P. Dick, Hai Z...
CDC
2010
IEEE
182views Control Systems» more  CDC 2010»
13 years 2 months ago
Hierarchical model predictive control for resource distribution
This paper deals with hierarchical model predictive control (MPC) of distributed systems. A threelevel hierarchical approach is proposed, consisting of a high level MPC controller,...
Jan Dimon Bendtsen, Klaus Trangbaek, Jakob Stoustr...
JSA
2010
158views more  JSA 2010»
13 years 2 months ago
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
Mouna Baklouti, Yassine Aydi, Philippe Marquet, Je...