45 search results - page 1 / 9 » A low-area interconnect architecture for chip multiprocessor... |
118
click to vote
TVLSI
2010
14 years 12 months ago
2010
A new inter-processor communication architecture for chip multiprocessors is proposed which has a low area cost, flexible routing capability, and supports globally asynchronous loc...
110
Voted
ISCAS
2008
IEEE
15 years 11 months ago
2008
IEEE
— A new inter-processor communication architecture for chip multiprocessors is proposed which has a low area cost and flexible routing capability. To achieve a low area cost, th...
144
click to vote
SBACPAD
2007
IEEE
15 years 11 months ago
2007
IEEE
In this paper, an adaptive wormhole router for a flexible on-chip interconnection network is proposed and implemented for a Chip-Multi Processor (CMP). It adopts a wormhole switc...
156
click to vote
MICRO
2010
IEEE
15 years 3 months ago
2010
IEEE
As the number of cores on a single chip increases with more recent technologies, a packet-switched on-chip interconnection network has become a de facto communication paradigm for ...
166
click to vote
ISCA
2006
IEEE
15 years 11 months ago
2006
IEEE
Improvements in semiconductor technology have made it possible to include multiple processor cores on a single die. Chip Multi-Processors (CMP) are an attractive choice for future...