Sciweavers

49 search results - page 5 / 10
» A power estimation methodology for systemC transaction level...
Sort
View
TVLSI
1998
89views more  TVLSI 1998»
13 years 7 months ago
Robust RTL power macromodels
—In this paper, we propose a robust register-transfer level (RTL) power modeling methodology for functional units. Our models are consistently accurate over a wide range of input...
Alessandro Bogliolo, Luca Benini
TVLSI
2010
13 years 2 months ago
Variation-Aware System-Level Power Analysis
Abstract-- The operational characteristics of integrated circuits based on nanoscale semiconductor technology are expected to be increasingly affected by variations in the manufact...
Saumya Chandra, Kanishka Lahiri, Anand Raghunathan...
DATE
2006
IEEE
91views Hardware» more  DATE 2006»
14 years 1 months ago
Virtual prototyping of embedded platforms for wireless and multimedia
Most of the challenges related to the development of multi-processor platforms for complex wireless and multimedia applications fall into the Electronic System Level (ESL) domain....
Tim Kogel, Matthew Braun
DSD
2008
IEEE
124views Hardware» more  DSD 2008»
14 years 1 months ago
A Modular Approach to Model Heterogeneous MPSoC at Cycle Level
This paper proposes a system-level cycle-based framework to model and design heterogeneous Multiprocessor Systems on-Chip (MPSoC), called GRAPES. The approach features flexibilit...
Matteo Monchiero, Gianluca Palermo, Cristina Silva...
FDL
2007
IEEE
14 years 1 months ago
Mapping Actor-Oriented Models to TLM Architectures
Actor-oriented modeling approaches are convenient for implementing functional models of embedded systems. Architectural models for heterogeneous system-on-chip architectures, howe...
Jens Gladigau, Christian Haubelt, Bernhard Niemann...