Sciweavers

420 search results - page 49 / 84
» A pseudo-hierarchical methodology for high performance micro...
Sort
View
DAC
2008
ACM
14 years 9 months ago
DVFS in loop accelerators using BLADES
Hardware accelerators are common in embedded systems that have high performance requirements but must still operate within stringent energy constraints. To facilitate short time-t...
Ganesh S. Dasika, Shidhartha Das, Kevin Fan, Scott...
TIP
2002
94views more  TIP 2002»
13 years 8 months ago
Denoising and copy attacks resilient watermarking by exploiting prior knowledge at detector
Watermarkingwith both obliviousdetection and high robustness capabilities is still a challenging problem. The existing methods are either robust or oblivious, but it is di cult to...
Chun-Shien Lu, Hong-Yuan Mark Liao, Martin Kutter
IFIP
2001
Springer
14 years 1 months ago
An Evolutionary Approach for Pareto-optimal Configurations in SOC Platforms
: One of the most important problems in SOC platforms design is that of defining strategies for tuning the parameters of a parameterized system so as to obtain the Pareto-optimal s...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi
CODES
2008
IEEE
13 years 10 months ago
Profiling of lossless-compression algorithms for a novel biomedical-implant architecture
In view of a booming market for microelectronic implants, our ongoing research work is focusing on the specification and design of a novel biomedical microprocessor core targeting...
Christos Strydis, Georgi Gaydadjiev
ISCA
2007
IEEE
130views Hardware» more  ISCA 2007»
14 years 3 months ago
Dynamic prediction of architectural vulnerability from microarchitectural state
Transient faults due to particle strikes are a key challenge in microprocessor design. Driven by exponentially increasing transistor counts, per-chip faults are a growing burden. ...
Kristen R. Walcott, Greg Humphreys, Sudhanva Gurum...