Sciweavers

420 search results - page 57 / 84
» A pseudo-hierarchical methodology for high performance micro...
Sort
View
HPCA
2009
IEEE
14 years 3 months ago
Soft error vulnerability aware process variation mitigation
As transistor process technology approaches the nanometer scale, process variation significantly affects the design and optimization of high performance microprocessors. Prior stu...
Xin Fu, Tao Li, José A. B. Fortes
CODES
2005
IEEE
14 years 2 months ago
Blue matter on blue gene/L: massively parallel computation for biomolecular simulation
This paper provides an overview of the Blue Matter application development effort within the Blue Gene project that supports our scientific simulation efforts in the areas of pro...
Robert S. Germain, Blake G. Fitch, Aleksandr Raysh...
ASPDAC
2006
ACM
157views Hardware» more  ASPDAC 2006»
14 years 2 months ago
Delay modeling and static timing analysis for MTCMOS circuits
- One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology ta...
Naoaki Ohkubo, Kimiyoshi Usami
ICCSA
2004
Springer
14 years 2 months ago
Advanced Simulation Technique for Modeling Multiphase Fluid Flow in Porous Media
Modeling fluid flow in a porous medium is a challenging computational problem. It involves highly heterogeneous distributions of porous medium property, various fluid flow char...
Jong G. Kim, Hyoung-Woo Park
FPL
1997
Springer
123views Hardware» more  FPL 1997»
14 years 26 days ago
P4: A platform for FPGA implementation of protocol boosters
Protocol Boosters are functional elements, inserted anddeleted fromnetwork protocol stacks on an as-neededbasis. The Protocol Booster design methodology attempts to improve end-to-...
Ilija Hadzic, Jonathan M. Smith