Sciweavers

1017 search results - page 123 / 204
» A routing algorithm for flip-chip design
Sort
View
INFOCOM
2009
IEEE
14 years 3 months ago
Capacity Provisioning a Valiant Load-Balanced Network
—Valiant load balancing (VLB), also called two-stage load balancing, is gaining popularity as a routing scheme that can serve arbitrary traffic matrices. To date, VLB network de...
Andrew R. Curtis, Alejandro López-Ortiz
DAC
2009
ACM
14 years 10 months ago
Handling don't-care conditions in high-level synthesis and application for reducing initialized registers
Don't-care conditions provide additional flexibility in logic synthesis and optimization. However, most work only focuses on the gate level because it is difficult to handle ...
Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo
APWEB
2006
Springer
14 years 21 days ago
An Energy Efficient Cross-Layer MAC Protocol for Wireless Sensor Networks
In the area of wireless sensor networks, achieving minimum energy consumption is a very important research issue. A number of energy efficient protocols have been proposed, mostly ...
Changsu Suh, Young-Bae Ko, Dong-Min Son
DAC
2005
ACM
14 years 10 months ago
Architecture-adaptive range limit windowing for simulated annealing FPGA placement
Previous research has shown both theoretically and practically that simulated annealing can greatly benefit from the incorporation of an adaptive range limiting window to control ...
Kenneth Eguro, Scott Hauck, Akshay Sharma
DAC
2006
ACM
14 years 10 months ago
Optimal jumper insertion for antenna avoidance under ratio upper-bound
Antenna effect may damage gate oxides during plasma-based fabrication process. The antenna ratio of total exposed antenna area to total gate oxide area is directly related to the ...
Jia Wang, Hai Zhou