Sciweavers

503 search results - page 36 / 101
» A simulation model for designing the automation of future's ...
Sort
View
WSC
2004
13 years 10 months ago
A Framework for Adaptive Synchronization of Distributed Simulations
Increased complexity of simulation models and the related modeling needs for global supply chains have necessitated the execution of simulations on multiple processors. While dist...
Bertan Altuntas, Richard A. Wysk
DAC
2004
ACM
14 years 10 months ago
High level cache simulation for heterogeneous multiprocessors
As multiprocessor systems-on-chip become a reality, performance modeling becomes a challenge. To quickly evaluate many architectures, some type of high-level simulation is require...
Joshua J. Pieper, Alain Mellan, JoAnn M. Paul, Don...
ITC
2003
IEEE
222views Hardware» more  ITC 2003»
14 years 2 months ago
Race: A Word-Level ATPG-Based Constraints Solver System For Smart Random Simulation
Functional verification of complex designs largely relies on the use of simulation in conjunction high-level verification languages (HVL) and test-bench automation (TBA) tools. In...
Mahesh A. Iyer
ICECCS
1995
IEEE
94views Hardware» more  ICECCS 1995»
14 years 17 days ago
Requirements for client/server performance modeling
Design, performance management, and capacity planning of client/server applications in the commercial enterprise depends on the ability to model these distributed applications at ...
Joseph J. Martinka
ISSS
2002
IEEE
151views Hardware» more  ISSS 2002»
14 years 1 months ago
Tuning of Loop Cache Architectures to Programs in Embedded System Design
Adding a small loop cache to a microprocessor has been shown to reduce average instruction fetch energy for various sets of embedded system applications. With the advent of core-b...
Frank Vahid, Susan Cotterell