Sciweavers

1137 search results - page 49 / 228
» A study of slipstream processors
Sort
View
110
Voted
IPPS
2006
IEEE
15 years 9 months ago
Analysis of a reconfigurable network processor
In this paper an analysis of a dynamically reconfigurable processor is presented. The network processor incorporates a processor and a number of coprocessors that can be connected...
Christopher Kachris, Stamatis Vassiliadis
155
Voted
TPDS
1998
125views more  TPDS 1998»
15 years 3 months ago
An Efficient Dynamic Scheduling Algorithm For Multiprocessor Real-Time Systems
—Many time-critical applications require predictable performance and tasks in these applications have deadlines to be met. In this paper, we propose an efficient algorithm for no...
G. Manimaran, C. Siva Ram Murthy
115
Voted
ICCD
2007
IEEE
105views Hardware» more  ICCD 2007»
16 years 14 days ago
Exploring the interplay of yield, area, and performance in processor caches
The deployment of future deep submicron technology calls for a careful review of existing cache organizations and design practices in terms of yield and performance. This paper pr...
Hyunjin Lee, Sangyeun Cho, Bruce R. Childers
131
Voted
BCS
2008
15 years 5 months ago
Hardware Dependability in the Presence of Soft Errors
Using formal verification for designing hardware designs free from logic design bugs has been an active area of research since the last 15 years. Technology has matured and we hav...
Ashish Darbari, Bashir M. Al-Hashimi
DAC
2004
ACM
16 years 4 months ago
Characterizing embedded applications for instruction-set extensible processors
Extensible processors, which allow customization for an application domain by extending the core instruction set architecture, are becoming increasingly popular for embedded syste...
Pan Yu, Tulika Mitra