Sciweavers

277 search results - page 43 / 56
» A transformation based algorithm for reversible logic synthe...
Sort
View
IPPS
2000
IEEE
13 years 12 months ago
The Parallelization of a Knowledge Discovery System with Hypergraph Representation
Abstract. Knowledge discovery is a time-consuming and space intensive endeavor. By distributing such an endeavor, we can diminish both time and space. System INDEDpronounced indee...
Jennifer Seitzer, James P. Buckley, Yi Pan, Lee A....
ENTCS
2006
160views more  ENTCS 2006»
13 years 7 months ago
Checking and Correcting Behaviors of Java Programs at Runtime with Java-MOP
Monitoring-oriented programming (MOP) is a software development and analysis technique in which monitoring plays a fundamental role. MOP users can add their favorite or domain-spe...
Feng Chen, Marcelo d'Amorim, Grigore Rosu
FPL
2006
Springer
158views Hardware» more  FPL 2006»
13 years 11 months ago
Actual-Delay Circuits on FPGA: Trading-Off Luts for Speed
FPGA devices exhibit manufacturing variability. Device ratings and Timing margins are typically used in order to cope with inter-device and intra-device variability respectively. ...
Evangelia Kassapaki, Pavlos M. Mattheakis, Christo...
DAC
2004
ACM
14 years 1 months ago
A new state assignment technique for testing and low power
In order to improve the testabilities and power consumption, a new state assignment technique based on m-block partition is introduced in this paper. The length and number of feed...
Sungju Park, Sangwook Cho, Seiyang Yang, Maciej J....
CEE
2010
97views more  CEE 2010»
13 years 6 months ago
A novel implementation of radix-4 floating-point division/square-root using comparison multiples
A new implementation for minimally redundant radix-4 floating-point SRT division/square-root (division/sqrt) with the recurrence in the signed-digit format is introduced. The imp...
Hooman Nikmehr, Braden Phillips, Cheng-Chew Lim