Sciweavers

562 search results - page 11 / 113
» Address Code and Arithmetic Optimizations for Embedded Syste...
Sort
View
CODES
2003
IEEE
15 years 7 months ago
Design space minimization with timing and code size optimization for embedded DSP
One of the most challenging problems in high-level synthesis is how to quickly explore a wide range of design options to achieve high-quality designs. This paper presents an Integ...
Qingfeng Zhuge, Zili Shao, Bin Xiao, Edwin Hsing-M...
103
Voted
ICESS
2007
Springer
15 years 8 months ago
A Code Generation Framework for Actor-Oriented Models with Partial Evaluation
Embedded software requires concurrency formalisms other than threads and mutexes used in traditional programming languages like C. Actor-oriented design presents a high level abstr...
Gang Zhou, Man-Kit Leung, Edward A. Lee
138
Voted
DAC
2002
ACM
16 years 3 months ago
Software synthesis from synchronous specifications using logic simulation techniques
This paper addresses the problem of automatic generation of implementation software from high-level functional specifications in the context of embedded system on chip designs. So...
Yunjian Jiang, Robert K. Brayton
CODES
1997
IEEE
15 years 6 months ago
Optimizing communication in embedded system co-simulation
The Pia hardware-software co-simulator provides substantial speedups over traditional co-simulation methods by permitting dynamic changes in the level of detail when simulating co...
Ken Hines, Gaetano Borriello
123
Voted
ICIP
2009
IEEE
16 years 3 months ago
Architecture Design Of A High-performance Dual-symbol Binary Arithmetic Coder For Jpeg2000
The embedded-block coding with optimized truncation (EBCOT), which consists of a bit-plane coder (BPC) and a binary arithmetic coder (BAC), is the bottleneck in realizing a high-p...