Sciweavers

562 search results - page 35 / 113
» Address Code and Arithmetic Optimizations for Embedded Syste...
Sort
View
LCTRTS
2010
Springer
14 years 3 months ago
Versatile system-level memory-aware platform description approach for embedded MPSoCs
In this paper, we present a novel system modeling language which targets primarily the development of source-level multiprocessor memory aware optimizations. In contrast to previo...
Robert Pyka, Felipe Klein, Peter Marwedel, Stylian...
ACSD
2001
IEEE
112views Hardware» more  ACSD 2001»
14 years 20 days ago
Software Implementation of Synchronous Programs
Synchronous languages allow a high level, concurrent, and deterministic description the behavior of reactive systems. Thus, they can be used advantageously for the programming of ...
Charles Andre, Frédéric Boulanger, A...
ISLPED
2003
ACM
111views Hardware» more  ISLPED 2003»
14 years 2 months ago
Energy-aware memory allocation in heterogeneous non-volatile memory systems
Memory systems consume a significant portion of power in handheld embedded systems. So far, low-power memory techniques have addressed the power consumption when the system is tu...
Hyung Gyu Lee, Naehyuck Chang
IEEEINTERACT
2003
IEEE
14 years 2 months ago
High Performance Code Generation through Lazy Activation Records
For call intensive programs, function calls are major bottlenecks during program execution since they usually force register contents to be spilled into memory. Such register to m...
Manoranjan Satpathy, Rabi N. Mahapatra, Siddharth ...
DAC
2001
ACM
14 years 10 months ago
Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems
This paper addresses battery-aware static scheduling in batterypowered distributed real-time embedded systems. As suggested by previous work, reducing the discharge current level ...
Jiong Luo, Niraj K. Jha