Sciweavers

26 search results - page 2 / 6
» Algorithmic Implementation of Low-Power High Performance FIR...
Sort
View
ICC
2011
IEEE
242views Communications» more  ICC 2011»
12 years 7 months ago
A High-Performance 8-Tap FIR Filter Using Logarithmic Number System
—This paper presents an approach to implement a high-performance 8-tap digital FIR (Finite Impulse Response) filter using the Logarithmic Number System. In the past, FIR filter...
Yan Sun, Min Sik Kim
GLVLSI
2002
IEEE
106views VLSI» more  GLVLSI 2002»
14 years 13 days ago
A low power direct digital frequency synthesizer with 60 dBc spectral purity
We present a low-power sine-output Direct Digital Frequency Synthesizer (DDFS) realized in 0.18 µm CMOS that achieves 60 dBc spectral purity from DC to the Nyquist frequency. No ...
J. M. Pierre Langlois, Dhamin Al-Khalili
APCCAS
2006
IEEE
233views Hardware» more  APCCAS 2006»
14 years 1 months ago
Jointly Optimized Modulated-Transmitter and Receiver FIR MIMO Filters
— In recent years, several approaches have been proposed aiming the optimal joint design of finite impulse response (FIR) multiple-input multiple-output (MIMO) transmitter and r...
Guilherme Pinto, Paulo S. R. Diniz, Are Hjø...
SBCCI
2009
ACM
187views VLSI» more  SBCCI 2009»
14 years 4 days ago
Design of low complexity digital FIR filters
The multiplication of a variable by multiple constants, i.e., the multiple constant multiplications (MCM), has been a central operation and performance bottleneck in many applicat...
Levent Aksoy, Diego Jaccottet, Eduardo Costa
DATE
2003
IEEE
134views Hardware» more  DATE 2003»
14 years 23 days ago
A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration
The design of high performance multimedia systems in a short time force us to use IP's blocks in many designs. However, their correct integration in a design implies more com...
Adel Baganne, Imed Bennour, Mehrez Elmarzougui, Ri...