Sciweavers

82 search results - page 8 / 17
» An Analytical Performance Model for Multistage Interconnecti...
Sort
View
CODES
2009
IEEE
14 years 2 months ago
An on-chip interconnect and protocol stack for multiple communication paradigms and programming models
A growing number of applications, with diverse requirements, are integrated on the same System on Chip (SoC) in the form of hardware and software Intellectual Property (IP). The d...
Andreas Hansson, Kees Goossens
ESTIMEDIA
2007
Springer
14 years 1 months ago
Network Calculus Applied to Verification of Memory Access Performance in SoCs
SoCs for multimedia applications typically use only one port to off-chip DRAM for cost reasons. The sharing of interconnect and the off-chip DRAM port by several IP blocks makes t...
Tomas Henriksson, Pieter van der Wolf, Axel Jantsc...
DCOSS
2009
Springer
14 years 2 months ago
Performance of Bulk Data Dissemination in Wireless Sensor Networks
Wireless sensor networks (WSNs) have recently gained a great deal of attention as a topic of research, with a wide range of applications being explored. Bulk data dissemination is ...
Wei Dong, Chun Chen, Xue Liu, Jiajun Bu, Yunhao Li...
JSAC
2007
114views more  JSAC 2007»
13 years 7 months ago
Dynamic path-protected service provisioning in optical transport networks with a limited number of add/drop ports and transmitte
Abstract— We consider path-based survivable service provisioning in transparent optical networks with the constraints of wavelength continuity and a limited number of add/drop po...
Gangxiang Shen, Wayne D. Grover
HPCA
2003
IEEE
14 years 7 months ago
A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns
As the level of chip integration continues to advance at a fast pace, the desire for efficient interconnects-whether on-chip or off-chip--is rapidly increasing. Traditional interc...
Wai Hong Ho, Timothy Mark Pinkston