Sciweavers

239 search results - page 35 / 48
» An Architecture for Kernel-Level Verification of Executables...
Sort
View
CODES
2009
IEEE
14 years 1 months ago
Native MPSoC co-simulation environment for software performance estimation
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
Patrice Gerin, Mian Muhammad Hamayun, Fréd&...
IESS
2007
Springer
156views Hardware» more  IESS 2007»
14 years 2 months ago
Automatic Data Path Generation from C code for Custom Processors
The stringent performance constraints and short time to market of modern digital systems require automatic methods for design of high performance applicationspeciļ¬c architectures...
Jelena Trajkovic, Daniel Gajski
ICS
1999
Tsinghua U.
14 years 27 days ago
Low-level router design and its impact on supercomputer system performance
Supercomputer performance is highly dependent on its interconnection subsystem design. In this paper we study how di erent architectural approaches for router design impact into s...
Valentin Puente, José A. Gregorio, Cruz Izu...
DATE
2006
IEEE
123views Hardware» more  DATE 2006»
14 years 2 months ago
Constructing portable compiled instruction-set simulators: an ADL-driven approach
Instruction set simulators are common tools used for the development of new architectures and embedded software among countless other functions. This paper presents a framework th...
Joseph D'Errico, Wei Qin
ISBI
2008
IEEE
14 years 9 months ago
Pathological image segmentation for neuroblastoma using the GPU
We present a novel use of GPUs (Graphics Processing Units) for the analysis of histopathologicalimages of neuroblastoma, a childhood cancer. Thanks to the advent of modern microsc...
Antonio Ruiz, Jun Kong, Manuel Ujaldon, Kim L. Boy...