Sciweavers

286 search results - page 19 / 58
» An Efficient Hardware Implementation of Feed-Forward Neural ...
Sort
View
ERSA
2010
115views Hardware» more  ERSA 2010»
13 years 9 months ago
Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware
Research in communication networks has shown that the Internet architecture is not sufficient for modern communication areas such as the interconnection networks of super computing...
Enno Lübbers, Marco Platzner, Christian Pless...
DATE
2008
IEEE
126views Hardware» more  DATE 2008»
14 years 5 months ago
De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs
In this paper, we use the generalized binary de Bruijn (GBDB) graph as a scalable and efficient network topology for an on-chip communication network. Using just two-layer wiring,...
Mohammad Hosseinabady, Mohammad Reza Kakoee, Jimso...
ISCAS
2002
IEEE
195views Hardware» more  ISCAS 2002»
14 years 3 months ago
A low-power, low-noise CMOS amplifier for neural recording applications
There is a need among scientists and clinicians for lownoise, low-power biosignal amplifiers capable of amplifying signals in the mHz to kHz range while rejecting large dc offsets...
Reid R. Harrison
NIPS
1994
14 years 8 days ago
Real-Time Control of a Tokamak Plasma Using Neural Networks
In this paper we present results from the first use of neural networks for real-time control of the high temperature plasma in a tokamak fusion experiment. The tokamak is currentl...
Christopher M. Bishop
ICMCS
2000
IEEE
116views Multimedia» more  ICMCS 2000»
14 years 3 months ago
Non Linear Traffic Modeling of VBR MPEG-2 Video Sources
In this paper, a neural network scheme is presented for modeling VBR MPEG-2 video sources. In particular, three non linear autoregressive models (NAR) are proposed to model the ag...
Anastasios D. Doulamis, Nikolaos D. Doulamis, Stef...