Sciweavers

697 search results - page 86 / 140
» An Efficient Hardware Support for Control Data Validation
Sort
View
FPL
2010
Springer
188views Hardware» more  FPL 2010»
13 years 5 months ago
SeqHive: A Reconfigurable Computer Cluster for Genome Re-sequencing
We demonstrate how Field Programmable Gate Arrays (FPGAs) may be used to address the computing challenges associated with assembling genome sequences from recent ultra-high-through...
Kristian Stevens, Henry Chen, Terry Filiba, Peter ...
PARELEC
2000
IEEE
14 years 3 days ago
Implementation of an Adaptive Reconfigurable Group Organized (ARGO) Parallel Architecture
The purpose of this paper is to demonstrate the implementation of an adaptable parallel architecture capable of system to task adaptation. The system implementation was based on X...
Lucas Szajek, Lev Kirischian
BMCBI
2006
169views more  BMCBI 2006»
13 years 7 months ago
Machine learning techniques in disease forecasting: a case study on rice blast prediction
Background: Diverse modeling approaches viz. neural networks and multiple regression have been followed to date for disease prediction in plant populations. However, due to their ...
Rakesh Kaundal, Amar S. Kapoor, Gajendra P. S. Rag...
LCN
2008
IEEE
14 years 2 months ago
Real-time performance analysis of Adaptive Link Rate
—High speed links are widely deployed in modern day computer networks to meet the ever growing needs for increasing data bandwidth. However, with the increase in the link rate, t...
Baoke Zhang, Karthik Sabhanatarajan, Ann Gordon-Ro...
ITC
1998
IEEE
71views Hardware» more  ITC 1998»
13 years 12 months ago
A structured and scalable mechanism for test access to embedded reusable cores
The main objective of core-based IC design is improvement of design efficiency and time-to-market. In order to prevent test development from becoming the bottleneck in the entire ...
Erik Jan Marinissen, Robert G. J. Arendsen, Gerard...