Sciweavers

96 search results - page 7 / 20
» An Experimental Chip to Evaluate Test Techniques: Chip and E...
Sort
View
VTS
2006
IEEE
116views Hardware» more  VTS 2006»
14 years 1 months ago
Combining Linear and Non-Linear Test Vector Compression Using Correlation-Based Rectangular Encoding
A technique is presented here for improving the compression achieved with any linear decompressor by adding a small non-linear decoder that exploits bit-wise and pattern-wise corr...
Jinkyu Lee, Nur A. Touba
TCAD
2010
133views more  TCAD 2010»
13 years 2 months ago
Defect-Tolerant Design and Optimization of a Digital Microfluidic Biochip for Protein Crystallization
Protein crystallization is a commonly used technique for protein analysis and subsequent drug design. It predicts the 3-D arrangement of the constituent amino acids, which in turn ...
Tao Xu, Krishnendu Chakrabarty, Vamsee K. Pamula
SBCCI
2005
ACM
114views VLSI» more  SBCCI 2005»
14 years 27 days ago
Traffic generation and performance evaluation for mesh-based NoCs
The designer of a system on a chip (SoC) that connects IP cores through a network on chip (NoC) needs methods to support application performance evaluation. Two key aspects these ...
Leonel Tedesco, Aline Mello, Diego Garibotti, Ney ...
CHES
2003
Springer
100views Cryptology» more  CHES 2003»
14 years 17 days ago
Security Evaluation of Asynchronous Circuits
Abstract. Balanced asynchronous circuits have been touted as a superior replacement for conventional synchronous circuits. To assess these claims, we have designed, manufactured an...
Jacques J. A. Fournier, Simon W. Moore, Huiyun Li,...
DAC
2010
ACM
13 years 11 months ago
Circuit modeling for practical many-core architecture design exploration
Current tools for computer architecture design lack standard support for multi- and many-core development. We propose using circuit models to describe the multiple processor archi...
Dean Truong, Bevan M. Baas