Sciweavers

260 search results - page 35 / 52
» An FPGA Implemented Processor Architecture with Adaptive Res...
Sort
View
EMSOFT
2006
Springer
13 years 11 months ago
Energy adaptation for multimedia information kiosks
Video kiosks increasingly contain powerful PC-like embedded processors, allowing them to display video at a high level of quality. Such video display, however, entails significant...
Richard Urunuela, Gilles Muller, Julia L. Lawall
ISVLSI
2008
IEEE
118views VLSI» more  ISVLSI 2008»
14 years 2 months ago
MPI-Based Adaptive Task Migration Support on the HS-Scale System
Scalability of architecture, programming model and task control management will be a major challenge for future VLSI systems. In this context, homogeneous MPSOC is a seducing appr...
Nicolas Saint-Jean, Pascal Benoit, Gilles Sassatel...
DAC
2005
ACM
14 years 9 months ago
MiniBit: bit-width optimization via affine arithmetic
MiniBit, our automated approach for optimizing bit-widths of fixed-point designs is based on static analysis via affine arithmetic. We describe methods to minimize both the intege...
Dong-U Lee, Altaf Abdul Gaffar, Oskar Mencer, Wayn...
FPL
2007
Springer
105views Hardware» more  FPL 2007»
14 years 2 months ago
An Execution Model for Hardware/Software Compilation and its System-Level Realization
We introduce a new execution model for orchestrating the interaction between the conventional processor and the reconfigurable compute unit in adaptive computer systems. We then ...
Holger Lange, Andreas Koch
ANCS
2008
ACM
13 years 10 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu