Sciweavers

260 search results - page 38 / 52
» An FPGA Implemented Processor Architecture with Adaptive Res...
Sort
View
DATE
2010
IEEE
165views Hardware» more  DATE 2010»
14 years 1 months ago
Multicore soft error rate stabilization using adaptive dual modular redundancy
— The use of dynamic voltage and frequency scaling (DVFS) in contemporary multicores provides significant protection from unpredictable thermal events. A side effect of DVFS can ...
Ramakrishna Vadlamani, Jia Zhao, Wayne P. Burleson...
IEEECIT
2009
IEEE
13 years 5 months ago
Dynamic Adaptation of the Master-Worker Paradigm
Abstract--The size, heterogeneity and dynamism of the execution platforms of scientific applications, like computational grids, make using those platforms complex. Furthermore, tod...
Françoise André, Guillaume Gauvrit, ...
ASPDAC
2004
ACM
218views Hardware» more  ASPDAC 2004»
13 years 11 months ago
A compressed frame buffer to reduce display power consumption in mobile systems
Abstract-- Despite the limited power available in a batteryoperated hand-held device, a display system must still have an enough resolution and sufficient color depth to deliver th...
Hojun Shim, Naehyuck Chang, Massoud Pedram
DSD
2006
IEEE
135views Hardware» more  DSD 2006»
13 years 11 months ago
Hardware-Software Codesign of a Vector Co-processor for Public Key Cryptography
Until now, most cryptography implementations on parallel architectures have focused on adapting the software to SIMD architectures initially meant for media applications. In this ...
Jacques J. A. Fournier, Simon W. Moore
ERSA
2006
147views Hardware» more  ERSA 2006»
13 years 9 months ago
Code Partitioning for Reconfigurable High-Performance Computing: A Case Study
In this case study, various ways to partition a code between the microprocessor and FPGA are examined. Discrete image convolution operation with separable kernel is used as the ca...
Volodymyr V. Kindratenko