1079 search results - page 100 / 216 » An Implementation of an Address Generator Using Hash Memorie... |
GECCO
2008
Springer
13 years 10 months ago
2008
Springer
The next generation of advanced self-protection jammers is expected to deliver effective and energy efficient jamming against modern air tracking radars. However, optimizing such ...
DATE
2003
IEEE
14 years 2 months ago
2003
IEEE
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, ar...
DATE
2009
IEEE
14 years 4 months ago
2009
IEEE
Abstract—Addressing both standby and active power is a major challenge in developing System-on-Chip designs for batterypowered products. Powering off sections of logic or memorie...
EUROPAR
2006
Springer
14 years 27 days ago
2006
Springer
Abstract. This paper presents a study of performance optimization of dense matrix multiplication on IBM Cyclops-64(C64) chip architecture. Although much has been published on how t...
VEE
2009
ACM
14 years 4 months ago
2009
ACM
r of high-level languages lies in their abstraction over hardware and software complexity, leading to greater security, better reliability, and lower development costs. However, o...