Sciweavers

64 search results - page 11 / 13
» An algorithm for power estimation in switched-capacitor circ...
Sort
View
FPGA
2007
ACM
185views FPGA» more  FPGA 2007»
14 years 1 months ago
Power-aware FPGA logic synthesis using binary decision diagrams
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
Kevin Oo Tinmaung, David Howland, Russell Tessier
ISVLSI
2008
IEEE
104views VLSI» more  ISVLSI 2008»
14 years 1 months ago
Thermal-Aware Placement of Standard Cells and Gate Arrays: Studies and Observations
In high-performance VLSI circuits, the on-chip power densities are playing dominant role due to increased scaling of technology, increasing number of components, frequency and ban...
Prasun Ghosal, Tuhina Samanta, Hafizur Rahaman, Pa...
ISLPED
2010
ACM
153views Hardware» more  ISLPED 2010»
13 years 7 months ago
Leakage minimization using self sensing and thermal management
We have developed a system architecture, measuring and modeling techniques, and algorithms for on-line power and energy optimization and thermal management. The starting point for...
Alireza Vahdatpour, Miodrag Potkonjak
ISPD
2009
ACM
112views Hardware» more  ISPD 2009»
14 years 1 months ago
Post-floorplanning power/ground ring synthesis for multiple-supply-voltage designs
The multiple-supply voltage (MSV) design style has been extensively applied to mitigate dynamic-power consumption. The MSV design paradigm, however, brings many crucial challenges...
Wan-Ping Lee, Diana Marculescu, Yao-Wen Chang
TRIDENTCOM
2006
IEEE
14 years 1 months ago
QUETZAL: qualified ultra-wideband testbed for reduced data-rates and location
— This work presents an UWB testbed for reduced data rates with capabilities of measuring range and location. The transmitter uses Time Hopping spread spectrum codes to reduce th...
Antonio Mollfulleda, M. Nájar, P. Miskovsky...