Sciweavers

127 search results - page 19 / 26
» An efficient architecture for Bandwidth Brokers in DiffServ ...
Sort
View
HPCA
2003
IEEE
14 years 8 months ago
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks
Originally developed to connect processors and memories in multicomputers, prior research and design of interconnection networks have focused largely on performance. As these netw...
Li Shang, Li-Shiuan Peh, Niraj K. Jha
ICC
2007
IEEE
132views Communications» more  ICC 2007»
13 years 11 months ago
Supporting Bulk Data Transfers of High-End Applications with Guaranteed Completion Time
In high-end grid networks, distributed resources (scientific instruments, CPUs, storages, etc.) are interconnected to support computing-intensive and data-intensive applications, w...
Bin Bin Chen, Pascale Vicat-Blanc Primet
VLSID
2004
IEEE
170views VLSI» more  VLSID 2004»
14 years 8 months ago
On-chip networks: A scalable, communication-centric embedded system design paradigm
As chip complexity grows, design productivity boost is expected from reuse of large parts and blocks of previous designs with the design effort largely invested into the new parts...
Jörg Henkel, Srimat T. Chakradhar, Wayne Wolf
WWIC
2010
Springer
183views Communications» more  WWIC 2010»
14 years 21 days ago
Enhanced Mobility Support for Roaming Users: Extending the IEEE 802.21 Information Service
Many cell-phones and Personal Digital Assistants (PDAs) are equipped with multiple radio interfaces. Because of this, devices need to have ways of efficiently selecting the most su...
Karl Andersson, Andrea G. Forte, Henning Schulzrin...
IPPS
2000
IEEE
14 years 22 hour ago
Fault-Tolerant Distributed-Shared-Memory on a Broadcast-Based Interconnection Network
The Simultaneous Optical Multiprocessor Exchange Bus (SOME-Bus) is a low-latency, high-bandwidth interconnection network which directly links arbitrary pairs of processor nodes wit...
Diana Hecht, Constantine Katsinis