Sciweavers

2488 search results - page 8 / 498
» An improvement in formal verification
Sort
View
DATE
2004
IEEE
97views Hardware» more  DATE 2004»
14 years 1 months ago
A Formal Verification Methodology for Checking Data Integrity
Formal verification techniques have been playing an important role in pre-silicon validation processes. One of the most important points considered in performing formal verificati...
Yasushi Umezawa, Takeshi Shimizu
DFT
2009
IEEE
189views VLSI» more  DFT 2009»
14 years 4 months ago
Analyzing Formal Verification and Testing Efforts of Different Fault Tolerance Mechanisms
Pre-fabrication design verification and post-fabrication chip testing are two important stages in the product realization process. These two stages consume a large part of resourc...
Meng Zhang, Anita Lungu, Daniel J. Sorin
TSE
1998
131views more  TSE 1998»
13 years 9 months ago
Experiences Using Lightweight Formal Methods for Requirements Modeling
—This paper describes three case studies in the lightweight application of formal methods to requirements modeling for spacecraft fault protection systems. The case studies diffe...
Steve M. Easterbrook, Robyn R. Lutz, Richard Covin...
CCS
2008
ACM
13 years 11 months ago
A formal framework for reflective database access control policies
Reflective Database Access Control (RDBAC) is a model in which a database privilege is expressed as a database query itself, rather than as a static privilege contained in an acce...
Lars E. Olson, Carl A. Gunter, P. Madhusudan
DAC
1994
ACM
14 years 1 months ago
HSIS: A BDD-Based Environment for Formal Verification
Functional and timing verification are currently the bottlenecks in many design efforts. Simulation and emulation are extensively used for verification. Formal verification is now...
Adnan Aziz, Felice Balarin, Szu-Tsung Cheng, Ramin...