Sciweavers

399 search results - page 75 / 80
» An integrated performance and power model for superscalar pr...
Sort
View
DAC
2010
ACM
13 years 11 months ago
Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
Chenjie Yu, Peter Petrov
ICA3PP
2010
Springer
14 years 6 days ago
Accelerating Euler Equations Numerical Solver on Graphics Processing Units
Abstract. Finite volume numerical methods have been widely studied, implemented and parallelized on multiprocessor systems or on clusters. Modern graphics processing units (GPU) pr...
Pierre Kestener, Frédéric Chât...
DATE
2009
IEEE
114views Hardware» more  DATE 2009»
14 years 2 months ago
Hardware aging-based software metering
Abstract—Reliable and verifiable hardware, software and content usage metering (HSCM) are of primary importance for wide segments of e-commerce including intellectual property a...
Foad Dabiri, Miodrag Potkonjak
INFOCOM
2006
IEEE
14 years 1 months ago
Achieving Long-Term Surveillance in VigilNet
Abstract— Energy efficiency is a fundamental issue for outdoor sensor network systems. This paper presents the design and implementation of multi-dimensional power management st...
Tian He, Pascal Vicaire, Ting Yan, Qing Cao, Gang ...
BMCBI
2010
115views more  BMCBI 2010»
13 years 7 months ago
Importance of replication in analyzing time-series gene expression data: Corticosteroid dynamics and circadian patterns in rat l
Background: Microarray technology is a powerful and widely accepted experimental technique in molecular biology that allows studying genome wide transcriptional responses. However...
Tung T. Nguyen, Richard R. Almon, Debra C. DuBois,...