Sciweavers

399 search results - page 76 / 80
» An integrated performance and power model for superscalar pr...
Sort
View
SASP
2009
IEEE
291views Hardware» more  SASP 2009»
14 years 2 months ago
FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs
— As growing power dissipation and thermal effects disrupted the rising clock frequency trend and threatened to annul Moore’s law, the computing industry has switched its route...
Alexandros Papakonstantinou, Karthik Gururaj, John...
ICCAD
2002
IEEE
106views Hardware» more  ICCAD 2002»
14 years 4 months ago
Throughput-driven IC communication fabric synthesis
As the scale of system integration continues to grow, the on-chip communication becomes the ultimate bottleneck of system performance and the primary determinant of system archite...
Tao Lin, Lawrence T. Pileggi
IPPS
2006
IEEE
14 years 1 months ago
FPGA implementation of a license plate recognition SoC using automatically generated streaming accelerators
Modern FPGA platforms provide the hardware and software infrastructure for building a bus-based System on Chip (SoC) that meet the applications requirements. The designer can cust...
Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan L...
PVLDB
2010
168views more  PVLDB 2010»
13 years 5 months ago
Active Complex Event Processing: Applications in Real-Time Health Care
Our analysis of many real-world event based applications has revealed that existing Complex Event Processing technology (CEP), while effective for efficient pattern matching on e...
Di Wang, Elke A. Rundensteiner, Richard Ellison, H...
JIRS
2010
112views more  JIRS 2010»
13 years 5 months ago
Development and Evaluation of a Chase View for UAV Operations in Cluttered Environments
Civilian applications for UAVs will bring these vehicles into low flying areas cluttered with obstacles such as building, trees, power lines, and more importantly civilians. The h...
James T. Hing, Keith W. Sevcik, Paul Y. Oh