Sciweavers

257 search results - page 4 / 52
» An optimal algorithm for area minimization of slicing floorp...
Sort
View
DATE
2000
IEEE
75views Hardware» more  DATE 2000»
14 years 8 days ago
Layout Compaction for Yield Optimization via Critical Area Minimization
This paper presents a new compaction algorithm to improve the yield of IC layout. The yield is improved by reducing the area where the faults are more likely to happen known as cr...
Youcef Bourai, C.-J. Richard Shi
ISPD
1998
ACM
97views Hardware» more  ISPD 1998»
14 years 3 days ago
Device-level early floorplanning algorithms for RF circuits
—High-frequency circuits are notoriously difficult to lay out because of the tight coupling between device-level placement and wiring. Given that successful electrical performan...
Mehmet Aktuna, Rob A. Rutenbar, L. Richard Carley
ASPDAC
2005
ACM
119views Hardware» more  ASPDAC 2005»
13 years 9 months ago
CMP aware shuttle mask floorplanning
- By putting different chips on the same mask, shuttle mask (or multiple project wafer) provides an economical solution for low volume designs and design prototypes to share the ri...
Gang Xu, Ruiqi Tian, David Z. Pan, Martin D. F. Wo...
ISPD
2000
ACM
97views Hardware» more  ISPD 2000»
14 years 7 days ago
Routability-driven repeater block planning for interconnect-centric floorplanning
In this paper we present a repeater block planning algorithm for interconnect-centric floorplanning. We introduce the concept of independent feasible regions for repeaters and der...
Probir Sarkar, Vivek Sundararaman, Cheng-Kok Koh
ISPD
2005
ACM
133views Hardware» more  ISPD 2005»
14 years 1 months ago
Multi-bend bus driven floorplanning
In this paper, the problem of bus-driven floorplanning is addressed. Given a set of blocks and the bus specification (the width of each bus and the blocks that the bus need to g...
Jill H. Y. Law, Evangeline F. Y. Young