Sciweavers

180 search results - page 14 / 36
» Analog Circuit Modeling in SystemC
Sort
View
IJCNN
2000
IEEE
14 years 29 days ago
Analog Hardware Implementation of the Random Neural Network Model
This paper presents a simple continuous analog hardware realization of the Random Neural Network (RNN) model. The proposed circuit uses the general principles resulting from the u...
Hossam Abdelbaki, Erol Gelenbe, Said E. El-Khamy
IWANN
1995
Springer
14 years 3 days ago
Test Pattern Generation for Analog Circuits Using Neural Networks and Evolutive Algorithms
This paper presents a comparative analysis of neural networks, simulated annealing, and genetic algorithms in the determination of input patterns for testing analog circuits. The ...
José Luis Bernier, Juan J. Merelo Guerv&oac...
ISCAS
2007
IEEE
138views Hardware» more  ISCAS 2007»
14 years 2 months ago
A Performance Driven Layout Compaction Optimization Algorithm for Analog Circuits
-- In interconnect-dominated designs, the ability to minimize layout-induced parasitic effects is crucial for rapid design closure. Deep sub-micron effects and ubiquitous interfere...
Henry H. Y. Chan, Zeljko Zilic
FMSD
2010
123views more  FMSD 2010»
13 years 7 months ago
Analog property checkers: a DDR2 case study
Abstract Modeling and Simulation Aided Verification of Analog/MixedSignal Circuits S. Little and C. Myers (University of Utah, USA) Monday, July 14, 14:00-17:00 4 14:00-14:40 fSpic...
Kevin D. Jones, Victor Konrad, Dejan Nickovic
VTS
1999
IEEE
68views Hardware» more  VTS 1999»
14 years 25 days ago
A Test Point Insertion Algorithm for Mixed-Signal Circuits
This paper presents an algorithm based on testability measurement for test point insertion of mixed-signal circuits. Two transfer function models compatible with analog models are...
Jinyan Zhang, Sam D. Huynh, Mani Soma