Sciweavers

135 search results - page 5 / 27
» Analog circuit test based on a digital signature
Sort
View
ISCAS
2008
IEEE
101views Hardware» more  ISCAS 2008»
14 years 1 months ago
Digitally enhanced analog circuits: System aspects
— An overview of digital enhancement techniques for analog circuits is presented. Recent research suggests that the high density and low energy of digital circuits can be leverag...
Boris Murmann, Christian Vogel, Heinz Koeppl
TC
2002
13 years 7 months ago
A Number System with Continuous Valued Digits and Modulo Arithmetic
This paper presents a novel number system based on signed continuous valued digits. Arithmetic operations in this number system are performed using simple analog circuitry, in con...
Aryan Saed, Majid Ahmadi, Graham A. Jullien
IWANN
1995
Springer
13 years 11 months ago
Test Pattern Generation for Analog Circuits Using Neural Networks and Evolutive Algorithms
This paper presents a comparative analysis of neural networks, simulated annealing, and genetic algorithms in the determination of input patterns for testing analog circuits. The ...
José Luis Bernier, Juan J. Merelo Guerv&oac...
ICCAD
2001
IEEE
217views Hardware» more  ICCAD 2001»
14 years 4 months ago
ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits
: This paper describes ASF, a novel cell-level analog synthesis framework that can size and bias a given circuit topology subject to a set of performance objectives and a manufactu...
Michael Krasnicki, Rodney Phelps, James R. Hellums...
DATE
2002
IEEE
98views Hardware» more  DATE 2002»
14 years 12 days ago
A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits
A unified approach to fault simulation for FGDs is introduced. Instead of a direct fault simulation, the proposed approach calculates indirectly from the simulator output the set...
Michael Pronath, Helmut E. Graeb, Kurt Antreich