Sciweavers

562 search results - page 67 / 113
» Analysis of Hardware Acceleration in Reconfigurable Embedded...
Sort
View
DAC
2007
ACM
14 years 8 months ago
A Self-Tuning Configurable Cache
The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can red...
Ann Gordon-Ross, Frank Vahid
DATE
2007
IEEE
126views Hardware» more  DATE 2007»
14 years 2 months ago
The ARTEMIS cross-domain architecture for embedded systems
platform and a suite of abstract components with which new developments in different application domains can be engineered with minimal effort [1]p.16. Generic platforms, or refere...
Hermann Kopetz
EUROCAST
2001
Springer
189views Hardware» more  EUROCAST 2001»
14 years 9 days ago
Assertion-Based Analysis of Hybrid Systems with PVS
Abstract. Hybrid systems are a well-established mathematical model for embedded systems. Such systems, which combine discrete and continuous behavior, are increasingly used in safe...
Erika Ábrahám-Mumm, Ulrich Hannemann...
DATE
2009
IEEE
115views Hardware» more  DATE 2009»
14 years 2 months ago
Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources
—As multiprocessor systems are increasingly used in real-time environments, scheduling and synchronization analysis of these platforms receive growing attention. However, most kn...
Mircea Negrean, Simon Schliecker, Rolf Ernst
DATE
2010
IEEE
107views Hardware» more  DATE 2010»
14 years 28 days ago
Worst case delay analysis for memory interference in multicore systems
Abstract—Employing COTS components in real-time embedded systems leads to timing challenges. When multiple CPU cores and DMA peripherals run simultaneously, contention for access...
Rodolfo Pellizzoni, Andreas Schranzhofer, Jian-Jia...