Sciweavers

747 search results - page 8 / 150
» Analysis of communication delay bounds for network on chips
Sort
View
DATE
2003
IEEE
132views Hardware» more  DATE 2003»
14 years 1 months ago
Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design
On-chip communication design includes designing software (SW) parts (operating system, device drivers, interrupt service routines, etc.) as well as hardware (HW) parts (on-chip co...
Youngchul Cho, Ganghee Lee, Sungjoo Yoo, Kiyoung C...
DATE
2009
IEEE
183views Hardware» more  DATE 2009»
14 years 2 months ago
SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips
Three-dimensional integrated circuits are a promising approach to address the integration challenges faced by current Systems on Chips (SoCs). Designing an efficient Network on C...
Ciprian Seiculescu, Srinivasan Murali, Luca Benini...
TCAD
2010
160views more  TCAD 2010»
13 years 2 months ago
SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips
Three-dimensional integrated circuits (3D-ICs) are a promising approach to address the integration challenges faced by current systems on chips (SoCs). Designing an efficient netwo...
Ciprian Seiculescu, Srinivasan Murali, Luca Benini...
TVLSI
2008
139views more  TVLSI 2008»
13 years 7 months ago
Ternary CAM Power and Delay Model: Extensions and Uses
Applications in computer networks often require high throughput access to large data structures for lookup and classification. While advanced algorithms exist to speed these search...
Banit Agrawal, Timothy Sherwood
GLOBECOM
2006
IEEE
14 years 1 months ago
Delay Analysis and Comparison of OFDM-TDMA and OFDMA under IEEE 802.16 QoS Framework
Abstract— The delay analysis and comparison of OFDMTDMA and OFDMA using a flow control scheme under the QoS framework of IEEE 802.16 are conducted in this work. We investigate t...
Yu-Jung Chang, Feng-Tsun Chien, C. C. Jay Kuo