Sciweavers

1017 search results - page 128 / 204
» Architectural Building Blocks for Plug-and-Play System Desig...
Sort
View
DAC
2004
ACM
14 years 10 months ago
Profile-based optimal intra-task voltage scheduling for hard real-time applications
This paper presents a set of comprehensive techniques for the intratask voltage scheduling problem to reduce energy consumption in hard real-time tasks of embedded systems. Based ...
Jaewon Seo, Taewhan Kim, Ki-Seok Chung
NGITS
1995
Springer
14 years 13 days ago
The TSIMMIS Approach to Mediation: Data Models and Languages
TSIMMIS—TheStanford-IBMManagerofMultipleInformationSources—isasystemforintegrating information. It offers a data model and a common query language that are designed to support ...
Hector Garcia-Molina, Dallan Quass, Yannis Papakon...
DAC
2010
ACM
13 years 9 months ago
Instruction cache locking using temporal reuse profile
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the per...
Yun Liang, Tulika Mitra
ISCA
2009
IEEE
146views Hardware» more  ISCA 2009»
14 years 3 months ago
Multi-execution: multicore caching for data-similar executions
While microprocessor designers turn to multicore architectures to sustain performance expectations, the dramatic increase in parallelism of such architectures will put substantial...
Susmit Biswas, Diana Franklin, Alan Savage, Ryan D...
ISQED
2006
IEEE
124views Hardware» more  ISQED 2006»
14 years 2 months ago
DFM Metrics for Standard Cells
Design for Manufacturability (DFM) is becoming increasingly important as process geometries shrink. Conventional design rule pass/fail is not adequate to quantify DFM compliance. ...
Robert C. Aitken