129 search results - page 5 / 26 » Architectural Support for the Stream Execution Model on Gene... |
171
click to vote
EMSOFT
2004
Springer
15 years 11 months ago
2004
Springer
Esterel is a system-level language for the modelling, verification and synthesis of control dominated (reactive) embedded systems. Existing Esterel compilers generate intermediat...
179
Voted
IEEEPACT
2005
IEEE
15 years 11 months ago
2005
IEEE
VLIW architectures are popular in embedded systems because they offer high-performance processing at low cost and energy. The major problem with traditional VLIW designs is that t...
286
click to vote
ASPLOS
2009
ACM
16 years 6 months ago
2009
ACM
Parallel bit stream algorithms exploit the SWAR (SIMD within a register) capabilities of commodity processors in high-performance text processing applications such as UTF8 to UTF-...
141
click to vote
ASPLOS
1991
ACM
15 years 9 months ago
1991
ACM
Access/execute architectures have several advantages over more traditional architectures. Because address generation and memory access are decoupled from operand use, memory laten...
148
Voted
ISCA
2006
IEEE
16 years 4 days ago
2006
IEEE
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...