Sciweavers

218 search results - page 39 / 44
» Architecture Level Power-Performance Tradeoffs for Pipelined...
Sort
View
CASES
2003
ACM
14 years 2 months ago
AES and the cryptonite crypto processor
CRYPTONITE is a programmable processor tailored to the needs of crypto algorithms. The design of CRYPTONITE was based on an in-depth application analysis in which standard crypto ...
Dino Oliva, Rainer Buchty, Nevin Heintze
MICRO
2006
IEEE
135views Hardware» more  MICRO 2006»
14 years 3 months ago
Support for High-Frequency Streaming in CMPs
As the industry moves toward larger-scale chip multiprocessors, the need to parallelize applications grows. High inter-thread communication delays, exacerbated by over-stressed hi...
Ram Rangan, Neil Vachharajani, Adam Stoler, Guilhe...
TC
2011
13 years 3 months ago
StageNet: A Reconfigurable Fabric for Constructing Dependable CMPs
—CMOS scaling has long been a source of dramatic performance gains. However, semiconductor feature size reduction has resulted in increasing levels of operating temperatures and ...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Scott ...
SIGMETRICS
2008
ACM
13 years 9 months ago
An SLA perspective on the router buffer sizing problem
In this paper, we discuss recent work on buffer sizing in the context of an ISP's need to offer and guarantee competitive Service Level Agreements (SLAs) to its customers. Si...
Joel Sommers, Paul Barford, Albert G. Greenberg, W...
INTERNET
2002
142views more  INTERNET 2002»
13 years 8 months ago
Mapping the Gnutella Network
Despite recent excitement generated by the peer-to-peer (P2P) paradigm and the surprisingly rapid deployment of some P2P applications, there are few quantitative evaluations of P2...
Matei Ripeanu, Adriana Iamnitchi, Ian T. Foster