Sciweavers

1381 search results - page 84 / 277
» Architecture and Design of a High Performance SRAM for SOC D...
Sort
View
ISCA
2005
IEEE
134views Hardware» more  ISCA 2005»
14 years 1 months ago
A High Throughput String Matching Architecture for Intrusion Detection and Prevention
Network Intrusion Detection and Prevention Systems have emerged as one of the most effective ways of providing security to those connected to the network, and at the heart of alm...
Lin Tan, Timothy Sherwood
TPDS
2002
134views more  TPDS 2002»
13 years 7 months ago
Performance of CORBA-Based Client-Server Architectures
Middleware has been introduced to provide interoperability as well as transparent location of servers in heterogeneous client-server environments. Although such benefits accrue fro...
Istabrak Abdul-Fatah, Shikharesh Majumdar
ASAP
2010
IEEE
138views Hardware» more  ASAP 2010»
13 years 9 months ago
Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects
In a traditional Network-on-Chip (NoC), latency and power dissipation increase with system size due to its inherent multi-hop communications. The performance of NoC communication ...
Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Prat...
DAC
2006
ACM
14 years 9 months ago
A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy
Three-dimensional (3-D) integrated circuits have emerged as promising candidates to overcome the interconnect bottlenecks of nanometer scale designs. While they offer several othe...
Gian Luca Loi, Banit Agrawal, Navin Srivastava, Sh...
HPCA
1997
IEEE
14 years 12 days ago
Datapath Design for a VLIW Video Signal Processor
This paper represents a design study of the datapath for a very long instruction word (VLIW) video signal processor (VSP). VLIW architectures provide high parallelism and excellen...
Andrew Wolfe, Jason Fritts, Santanu Dutta, Edil S....