Sciweavers

681 search results - page 91 / 137
» Architecture and Implementation of PIM m
Sort
View
DFT
2003
IEEE
132views VLSI» more  DFT 2003»
14 years 2 months ago
Level-Hybrid Optoelectronic TESH Interconnection Network
This paper discusses a hybrid optoelectronic scheme for a new interconnection network, "Tori connected mESHes (TESH)". The major features of TESH are the following: it i...
Vijay K. Jain, Glenn H. Chapman
ATAL
2006
Springer
14 years 13 days ago
Performance evaluation of open-source multiagent platforms
Nowadays, most multiagent platforms are internally designed as middleware and are usually implemented in Java and run on top of an operating system. This kind of design maximizes ...
Luis Mulet, Jose M. Such, Juan M. Alberola
MICRO
1997
IEEE
116views Hardware» more  MICRO 1997»
14 years 27 days ago
Tuning Compiler Optimizations for Simultaneous Multithreading
Compiler optimizations are often driven by specific assumptions about the underlying architecture and implementation of the target machine. For example, when targeting shared-mem...
Jack L. Lo, Susan J. Eggers, Henry M. Levy, Sujay ...
DAC
1998
ACM
14 years 9 months ago
A Video Signal Processor for MIMD Multiprocessing
The video signal processor AxPe1280V has been developed for implementation of different video coding applications according to standards like ITU-T H.261/H.263, and ISO MPEG-1/2. ...
Dirk Niggemeyer, Jörg Hilgenstock, Jan Otters...
DAC
2000
ACM
14 years 9 months ago
Power minimization using control generated clocks
In this paper we describe an area efficient power minimization scheme "Control Generated ClockingI` that saves significant amounts of power in datapath registers and clock dr...
M. Srikanth Rao, S. K. Nandy