Sciweavers

134 search results - page 17 / 27
» Architecture driven circuit partitioning
Sort
View
DAC
2004
ACM
14 years 8 months ago
Dynamic FPGA routing for just-in-time FPGA compilation
Just-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. Howev...
Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan
AHS
2007
IEEE
252views Hardware» more  AHS 2007»
14 years 2 months ago
A Hybrid Engine for the Placement of Domain-Specific Reconfigurable Arrays
Rapid-prototyping of commercial devices and the demanding requirements for flexible hardware in mobile applications have driven the raise of reconfigurable hardware. The adaptatio...
Wing On Fung, Tughrul Arslan, Sami Khawam
ADBIS
2009
Springer
210views Database» more  ADBIS 2009»
14 years 14 days ago
Performance Driven Database Design for Scalable Web Applications
Scaling up web applications requires distribution of load across multiple application servers and across multiple database servers. Distributing load across multiple application se...
Jozsef Patvarczki, Murali Mani, Neil T. Heffernan
DAC
1998
ACM
14 years 8 months ago
Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs
In this paper we present a new global router appropriate for Multichip Module MCM and dense Printed Circuit Board PCB design, which utilizes a hybrid of the classical rip-up and r...
Jason Cong, Patrick H. Madden
DAC
2006
ACM
14 years 8 months ago
Exploring compromises among timing, power and temperature in three-dimensional integrated circuits
Three-dimensional integrated circuits (3DICs) have the potential to reduce interconnect lengths and improve digital system performance. However, heat removal is more difficult in ...
Hao Hua, Christopher Mineo, Kory Schoenfliess, Amb...