Sciweavers

306 search results - page 34 / 62
» Asynchronous Polycyclic Architecture
Sort
View
CONPAR
1994
14 years 18 days ago
A Software Architecture for Multidisciplinary Applications: Integrating Task and Data Parallelism
Data parallel languages such as Vienna Fortran and HPF can be successfully applied to a wide range of numerical applications. However, many advanced scienti c and engineering appl...
Barbara M. Chapman, Piyush Mehrotra, John Van Rose...
SIGMOD
1992
ACM
111views Database» more  SIGMOD 1992»
14 years 16 days ago
Performance Evaluation of Extended Storage Architectures for Transaction Processing
: The use of non-volatile semiconductor memory within an extended storage hierarchy promises significant performance improvements for transaction processing. Although page-addressa...
Erhard Rahm
ISVLSI
2008
IEEE
173views VLSI» more  ISVLSI 2008»
14 years 2 months ago
Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques
The evolution of deep submicron technologies allows the development of increasingly complex Systems on a Chip (SoC). However, this evolution is rendering less viable some well-est...
Julian J. H. Pontes, Matheus T. Moreira, Rafael So...
ERSA
2008
92views Hardware» more  ERSA 2008»
13 years 10 months ago
Implementation of a Multi-Context FPGA Based on Flexible-Context-Partitioning
This paper presents a novel architecture to increase the hardware utilization in multi-context field programmable gate arrays (MC-FPGAs). Conventional MC-FPGAs use dedicated tracks...
Hasitha Muthumala Waidyasooriya, Masanori Hariyama...
ASPLOS
2004
ACM
14 years 1 months ago
An ultra low-power processor for sensor networks
We present a novel processor architecture designed specifically for use in low-power wireless sensor-network nodes. Our sensor network asynchronous processor (SNAP/LE) is based on...
Virantha N. Ekanayake, Clinton Kelly IV, Rajit Man...