Sciweavers

4359 search results - page 65 / 872
» Automated Pipeline Design
Sort
View
FPGA
2003
ACM
117views FPGA» more  FPGA 2003»
14 years 1 months ago
PipeRoute: a pipelining-aware router for FPGAs
We present a pipelining-aware router for FPGAs. The problem of routing pipelined signals is different from the conventional FPGA routing problem. For example, the two terminal N-D...
Akshay Sharma, Carl Ebeling, Scott Hauck
SIGMOD
2005
ACM
138views Database» more  SIGMOD 2005»
14 years 8 months ago
QPipe: A Simultaneously Pipelined Relational Query Engine
Relational DBMS typically execute concurrent queries independently by invoking a set of operator instances for each query. To exploit common data retrievals and computation in con...
Stavros Harizopoulos, Vladislav Shkapenyuk, Anasta...
CGO
2008
IEEE
14 years 2 months ago
Parallel-stage decoupled software pipelining
In recent years, the microprocessor industry has embraced chip multiprocessors (CMPs), also known as multi-core architectures, as the dominant design paradigm. For existing and ne...
Easwaran Raman, Guilherme Ottoni, Arun Raman, Matt...
MICRO
2005
IEEE
136views Hardware» more  MICRO 2005»
14 years 1 months ago
Automatic Thread Extraction with Decoupled Software Pipelining
Until recently, a steadily rising clock rate and other uniprocessor microarchitectural improvements could be relied upon to consistently deliver increasing performance for a wide ...
Guilherme Ottoni, Ram Rangan, Adam Stoler, David I...
ASPLOS
2004
ACM
14 years 1 months ago
Continual flow pipelines
Increased integration in the form of multiple processor cores on a single die, relatively constant die sizes, shrinking power envelopes, and emerging applications create a new cha...
Srikanth T. Srinivasan, Ravi Rajwar, Haitham Akkar...