Sciweavers

816 search results - page 8 / 164
» Automating Verification by Functional Abstraction at the Sys...
Sort
View
CADE
2007
Springer
14 years 9 months ago
Solving Quantified Verification Conditions Using Satisfiability Modulo Theories
Abstract. First order logic provides a convenient formalism for describing a wide variety of verification conditions. Two main approaches to checking such conditions are pure first...
Yeting Ge, Clark Barrett, Cesare Tinelli
ISOLA
2010
Springer
13 years 7 months ago
On-the-Fly Interoperability through Automated Mediator Synthesis and Monitoring
Abstract. Interoperability is a key and challenging requirement in today’s and future systems, which are often characterized by an extreme level of heterogeneity. To build an int...
Antonia Bertolino, Paola Inverardi, Valérie...
DAC
2002
ACM
14 years 10 months ago
A comparison of three verification techniques: directed testing, pseudo-random testing and property checking
This paper describes the verification of two versions of a bridge between two on-chip buses. The verification was performed just as the Infineon Technologies Design Centre in Bris...
Mike Bartley, Darren Galpin, Tim Blackmore
CSREAESA
2007
13 years 10 months ago
IT Security Protection at Field Level of Industrial Automation Systems
—Current industrial automation systems are virtually unprotected against attacks on IT security at field level, especially if an attacker is able to connect physically to field...
Felix Gutbrodt
FPL
2004
Springer
205views Hardware» more  FPL 2004»
14 years 2 months ago
A System Level Resource Estimation Tool for FPGAs
Abstract. High level modeling tools make it possible to synthesize a high performance FPGA design directly from a Simulink model. Accurate estimates of the FPGA resources required ...
Changchun Shi, James Hwang, Scott McMillan, Ann Ro...