Sciweavers

819 search results - page 39 / 164
» BSN Simulator: Optimizing Application Using System Level Sim...
Sort
View
CODES
2003
IEEE
15 years 7 months ago
RTOS scheduling in transaction level models
the level of abstraction in system design promises to enable faster exploration of the design space at early stages. While scheduling decision for embedded software has great impa...
Haobo Yu, Andreas Gerstlauer, Daniel Gajski
DATE
2000
IEEE
112views Hardware» more  DATE 2000»
15 years 6 months ago
A Discrete-Time Battery Model for High-Level Power Estimation
In this paper, we introduce a discrete-time model for the complete power supply sub-system that closely approximates the behavior of its circuit-level (i.e., HSpice), continuous-t...
Luca Benini, Giuliano Castelli, Alberto Macii, Enr...
SIGMETRICS
2004
ACM
115views Hardware» more  SIGMETRICS 2004»
15 years 7 months ago
Emulating low-priority transport at the application layer: a background transfer service
Low priority data transfer across the wide area is useful in several contexts, for example for the dissemination of large files such as OS updates, content distribution or prefet...
Peter B. Key, Laurent Massoulié, Bing Wang
CODES
2005
IEEE
15 years 8 months ago
Dynamic phase analysis for cycle-close trace generation
For embedded system development, several companies provide cross-platform development tools to aid in debugging, prototyping and optimization of programs. These are full system em...
Cristiano Pereira, Jeremy Lau, Brad Calder, Rajesh...
FAST
2007
15 years 3 months ago
REO: A Generic RAID Engine and Optimizer
Present day applications that require reliable data storage use one of five commonly available RAID levels to protect against data loss due to media or disk failures. With a mark...
Deepak R. Kenchammana-Hosekote, Dingshan He, James...