Sciweavers

1221 search results - page 224 / 245
» Balanced graph partitioning
Sort
View
VTS
2003
IEEE
119views Hardware» more  VTS 2003»
14 years 26 days ago
Test Data Compression Using Dictionaries with Fixed-Length Indices
—We present a dictionary-based test data compression approach for reducing test data volume and testing time in SOCs. The proposed method is based on the use of a small number of...
Lei Li, Krishnendu Chakrabarty
BSN
2009
IEEE
106views Sensor Networks» more  BSN 2009»
14 years 21 days ago
Transitional Activity Recognition with Manifold Embedding
— Activity monitoring is an important part of pervasive sensing, particularly for assessing activities of daily living for elderly patients and those with chronic diseases. Previ...
Raza Ali, Louis Atallah, Benny P. L. Lo, Guang-Zho...
DATE
2002
IEEE
128views Hardware» more  DATE 2002»
14 years 17 days ago
Arbitrary Convex and Concave Rectilinear Module Packing Using TCG
In this paper, we deal with arbitrary convex and concave rectilinear module packing using the Transitive Closure Graph (TCG) representation. The geometric meanings of modules are ...
Jai-Ming Lin, Hsin-Lung Chen, Yao-Wen Chang
ICCAD
2000
IEEE
109views Hardware» more  ICCAD 2000»
14 years 16 hour ago
General Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs
–An FPGA switch box is said to be hyper-universal if it is routable for all possible surrounding multi-pin net topologies satisfying the routing resource constraints. It is desir...
Hongbing Fan, Jiping Liu, Yu-Liang Wu
ITC
1999
IEEE
107views Hardware» more  ITC 1999»
13 years 12 months ago
A high-level BIST synthesis method based on a region-wise heuristic for an integer linear programming
A high-level built-in self-test (BIST) synthesis involves several tasks such as system register assignment, interconnection assignment, and BIST register assignment. Existing high...
Han Bin Kim, Dong Sam Ha