Sciweavers

317 search results - page 49 / 64
» Benchmarking weak memory models
Sort
View
134
Voted
ISCA
2010
IEEE
199views Hardware» more  ISCA 2010»
15 years 8 months ago
A case for FAME: FPGA architecture model execution
Given the multicore microprocessor revolution, we argue that the architecture research community needs a dramatic increase in simulation capacity. We believe FPGA Architecture Mod...
Zhangxi Tan, Andrew Waterman, Henry Cook, Sarah Bi...
INDIASE
2009
ACM
15 years 10 months ago
Instant multi-tier web applications without tears
We describe how development productivity for multi-tier webbased database ‘forms’ oriented applications can be significantly improved using ‘InstantApps’, an interpretive ...
Gautam Shroff, Puneet Agarwal, Premkumar T. Devanb...
ISPASS
2007
IEEE
15 years 10 months ago
PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator
In this paper, we introduce PTLsim, a cycle accurate full system x86-64 microprocessor simulator and virtual machine. PTLsim models a modern superscalar out of order x86-64 proces...
Matt T. Yourst
ISPASS
2010
IEEE
15 years 10 months ago
Synthesizing memory-level parallelism aware miniature clones for SPEC CPU2006 and ImplantBench workloads
Abstract—We generate and provide miniature synthetic benchmark clones for modern workloads to solve two pre-silicon design challenges, namely: 1) huge simulation time (weeks to m...
Karthik Ganesan, Jungho Jo, Lizy K. John
PLDI
2005
ACM
15 years 9 months ago
Checking type safety of foreign function calls
We present a multi-lingual type inference system for checking type safety across a foreign function interface. The goal of our system is to prevent foreign function calls from int...
Michael Furr, Jeffrey S. Foster