Sciweavers

615 search results - page 23 / 123
» Beta Reduction Constraints
Sort
View
ISQED
2005
IEEE
84views Hardware» more  ISQED 2005»
14 years 1 months ago
Performance Driven OPC for Mask Cost Reduction
With continued aggressive process scaling in the subwavelength lithographic regime, resolution enhancement techniques (RETs) such as optical proximity correction (OPC) are an inte...
Puneet Gupta, Andrew B. Kahng, Dennis Sylvester, J...
ISVLSI
2005
IEEE
129views VLSI» more  ISVLSI 2005»
14 years 1 months ago
Reduction of Direct Tunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits
— Direct tunneling current is the major component of static power dissipation of a CMOS circuit for technology below 65nm, where the gate dielectric (SiO2) is very low. We intuit...
Saraju P. Mohanty, Ramakrishna Velagapudi, Valmiki...
ICANN
2003
Springer
14 years 18 days ago
Dimension Reduction Based on Orthogonality - A Decorrelation Method in ICA
In independent component analysis problems, when we use a one-unit objective function to iteratively estimate several independent components, the uncorrelatedness between the indep...
Kun Zhang, Lai-Wan Chan
DATE
2000
IEEE
142views Hardware» more  DATE 2000»
13 years 11 months ago
Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs
Traditional FPGA design flows have treated logic synthesis and physical design as separate steps. With the recent advances in technology, the lack of information on the physical ...
Balakrishna Kumthekar, Fabio Somenzi
TROB
2008
134views more  TROB 2008»
13 years 7 months ago
Improving the Performance of Sampling-Based Motion Planning With Symmetry-Based Gap Reduction
Sampling-based nonholonomic and kinodynamic planning iteratively constructs solutions with sampled controls. A constructed trajectory is returned as an acceptable solution if its &...
Peng Cheng, Emilio Frazzoli, Steven M. LaValle